Dziś nas odwiedzili:
Październik 2016 (1446)
Wrzesień 2016 (1860)
Sierpień 2016 (2524)
Lipiec 2016 (2611)
Czerwiec 2016 (2115)
Maj 2016 (2370)

Pokaż wszystkie tagi:
Wejścia na z:



Mentor Graphics ModelSim SE 6.2b (2009)

Mentor Graphics ModelSim SE 6.2b (2009) | 568 Mb

The system of digital simulation projects based on VHDL, Verilog and "mixed" descriptions of built-in performance analysis, indicating "active" code (code coverage), the comparator time diagrams and visualizer Enhanced Dataflow Window. Main features: high speed simulation for RTL and Gate projects; single simulator kernel and optimized architecture Native Compiled; interactive debugging and analysis module Debug Detective; integrated analysis of Code Coverage; optimization speed simulation using Performance Analyzer Performance Analyzer; exhaustive tracing signals Signal Spy; debugger for C, C and interfaces support Tcl / Tk; support for OS Unix / Windows / Linux
Key Features
Record-high speed compilation and simulation. Single "core" model. The possibility of modeling "mixed" VHDL / Verilog-projects on a single "core". Easy portability and support for libraries through the independence of the platform and version of thesimulator . Protection of "intellectual property", which are guaranteed by compiling machine-independent object code. Extensive debugging capabilities. Simple and full-featured graphical user interface. Easy to configure to individual user requirements using Tcl / Tk. Paul
Nye supports all standard VHDL and Verilog. Support the library are all the major manufacturers of ASIC and FPGA. Integration with packages of other firms. Technical support firm Mentor Graphics. ModelSim SE / PLUS allows the user to "mix" VHDL-Verilog-and the objects within a project, enabling the cross-cutting debug the project.

ModelSim SE is our UNIX, Linux, and Windows-based simulation and debug environment, combining high performance with the most powerful and intuitive GUI in the industry.
ModelSim SE Features:
- Multi-language, high performance simulation engine
- Verilog, VHDL, SystemVerilog Design
- Code Coverage
- SystemVerilog for Design
- Integrated debug
- JobSpy Regression Monitor
- Mixed HDL simulation option
- SystemC Option
- TCL / tk
- Solaris and Linux 32 & 64-bit
- Windows 32-bit

Year: 2009
Version: 6.5b
Developer: Mentor Graphics
Platform: Windows Linux
Compatibility with Vista: Yes
Language: English
Medicine: Present.

Download link:

Aby zobaczyć ukryty tekst musisz być zalogowany, jeżeli nie masz konta zarejestruj się!

Podziel się !

Delicious'da Share  Share on Facebook  Friendfeed Share  Google Shared  StubmleUpon'da Share  Digg'de Share  Netvibes'de Share  Reddit'de Share RSS Feeds Subscribe!

Przeglądasz witrynę jako gość.
Dlatego zachęcamy do rejestracji lub do zalogowania się.

Użytkownicy z rangą Gość nie mogą dodawać komentarzy.